Opos6ul sp fpga simple howto: Difference between revisions
From ArmadeusWiki
Line 8: | Line 8: | ||
= Architecture = | = Architecture = | ||
[[File:opos6ul_sp_fpga_tuto_01.png]] | [[File:opos6ul_sp_fpga_tuto_01.png|center]] | ||
In this tutorial, a simple FPGA design will be done. The objective is to instanciate a block of RAM in the FPGA and be able to read and write data in it from U-Boot then Linux. | |||
= Software tools = | = Software tools = |
Revision as of 11:32, 22 July 2020
Page under construction...
Informations on this page are not guaranteed !!
Introduction
This page is a step-by-step tutorial to explain how to develop with FPGA (spartan6) on OPOS6UL_SP Armadeus board.
Architecture
In this tutorial, a simple FPGA design will be done. The objective is to instanciate a block of RAM in the FPGA and be able to read and write data in it from U-Boot then Linux.
Software tools
A recent Armadeus BSP is required.
$ git clone git://git.code.sf.net/p/armadeus/code op6sp $ cd op6sp $ make $ make opos6ulsp_defconfig $ make