POD roadmap: Difference between revisions

From ArmadeusWiki
No edit summary
(Removing all content from page)
 
(One intermediate revision by the same user not shown)
Line 1: Line 1:
This is the roadmap of POD :


* POD 1.0 :
** VHDL Intercon generation
** VHDL top generation
** ARMadeus 4.0 templates available for multiple instances of a component
* POD 1.1 :
** platform and library out of POD repository (?)
** Manage FPGA IOs settings with FPGA configuration files for each type of FPGA.
** Library documentation generator.
* POD 2.0 :
** Adding Verilog HDL language
** Generate SystemC testbench
** Manage Verilog to SystemC conversion (with verilator) for testbench

Latest revision as of 10:08, 25 April 2015